





Copyright © 2011 by Terasic Technology Inc. All rights reserved. This document is the intellectual property of Terasic Technology Inc. and its subsidiaries. No part of this document may be reproduced, distributed, or used without the prior written permission of Terasic Technology Inc.			
Title: Cyclone V GX Starter Kit			
Size: B	Document Number: B	Rev: B	
Date: Friday, November 15, 2013	Sheet: 1	of: 1	





Copyright © 2011 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this manual design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title

Cyclone V GX Starter Kit

Size

B

Document Number

FCGA BANK 5 & 6

Rev

B

Date

Wednesday, August 14, 2013

Sheet

3

of

11

U148

CYCLONE V GX BANK 7

Bank 7A VCCIO = 2.5V

HSMC_D2	D12	IO_7ARZ0_2DIFFIO_TX_T0N
HSMC_RX_P4	H15	IO_7ADIFFIO_RX_T1P1GND
HSMC_RX_T4	J16	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P11	G23	IO_7ADIFFIO_TX_T2P1GND
HSMC_RX_P16	B24	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P16	A24	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P13	A23	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P13	A22	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P13	H18	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P13	H17	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P13	B22	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P13	A21	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P15	D21	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P15	D20	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P16	B21	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P16	G16	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P16	G17	IO_7ADIFFIO_TX_T2P1GND

HSMC_TX_P5	C20	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P5	E19	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P5	E18	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P5	E17	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P5	C19	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P5	J12	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P5	J11	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P5	E11	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P5	A18	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P5	D18	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P5	D17	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P5	A17	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P5	A16	IO_7ADIFFIO_TX_T2P1GND
HSMC_TX_P5	H13	IO_7ADIFFIO_TX_T2P1GND

HSMC Interface

15	HSMC_TX_P16.01
15	HSMC_TX_P16.01
15	HSMC_TX_P16.01
15	HSMC_TX_P16.01
15	HSMC_TX_P16.01

HSMC Clock output

15	HSMC_CLKOUT_P12.11
15	HSMC_CLKOUT_P12.11

U149

CYCLONE V GX BANK 8

Bank 8A VCCIO = 2.5V

LEDG4	A5	IO_8ADIFFIO_TX_T2P1GND
LEDG5	B6	IO_8ADIFFIO_TX_T2P1GND
LEDG6	H8	IO_8ADIFFIO_TX_T2P1GND
LEDG7	H8	IO_8ADIFFIO_TX_T2P1GND
UART_RX	M6	IO_8ADIFFIO_TX_T2P1GND
UART_TX	B9	IO_8ADIFFIO_TX_T2P1GND
AUD_XCK	D8	IO_8ADIFFIO_TX_T2P1GND
AUD_BCLK	E6	IO_8ADIFFIO_TX_T2P1GND
AUD_DACDAT	H10	IO_8ADIFFIO_TX_T2P1GND
AUD_DACLRCK	G10	IO_8ADIFFIO_TX_T2P1GND
AUD_ADCCAT	D7	IO_8ADIFFIO_TX_T2P1GND
AUD_ADCLRCK	G7	IO_8ADIFFIO_TX_T2P1GND

50GXFC506F27C7N

Audio CODEC

13	AUD_XCK
13	AUD_BCLK
13	AUD_DACDAT
13	AUD_DACLRCK
13	AUD_ADCCAT
13	AUD_ADCLRCK

LED

19	LEDG9.01
19	LEDG7.01


UART to USB


20	UART_RX
20	UART_TX

XCVR Reference Clock




HSMC Transceiver







HSMC Transceiver




HSMC Interface









HSMC Clock




HSMC JTAG




I2C Interface







7-Segment



7-Segment (share GPIO[35..22])



LED



Copyright © 2011 by Terasic Technologies Inc. Taiwan.

All rights reserved.

No part of this document, design may be reproduced, distributed, or used without the prior written permission of Terasic.

File

Cyclone V GX Starter Kit

Size	Document Number	Rev
B	7-SEGMENT and LEDs	B
Date	Friday, November 15, 2013	Sheet 11 of 11